{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:27:42Z","timestamp":1780356462585,"version":"3.54.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,24]],"date-time":"2024-06-24T00:00:00Z","timestamp":1719187200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,24]],"date-time":"2024-06-24T00:00:00Z","timestamp":1719187200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,24]]},"DOI":"10.1109\/icccnt61001.2024.10725340","type":"proceedings-article","created":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T23:06:46Z","timestamp":1730761606000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Distributed Arithmetic Based FIR Filter: FPGA Implementation"],"prefix":"10.1109","author":[{"given":"Mohammed Mahaboob","family":"Basha","sequence":"first","affiliation":[{"name":"Sreenidhi Institute of Science and Technology,Department of ECE,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.Sai Rama","family":"Shashank","sequence":"additional","affiliation":[{"name":"Sreenidhi Institute of Science and Technology,Department of ECE,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.","family":"Rushikesh","sequence":"additional","affiliation":[{"name":"Sreenidhi Institute of Science and Technology,Department of ECE,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.Varsha","family":"Reddy","sequence":"additional","affiliation":[{"name":"Sreenidhi Institute of Science and Technology,Department of ECE,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G Ganesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"Sreenidhi Institute of Science and Technology,Department of ECE,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Srinivasulu","family":"Gundala","sequence":"additional","affiliation":[{"name":"Lakireddy Bali Reddy College of Engineering,Department of ECE,India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2324418"},{"issue":"04","key":"ref2","article-title":"VLSI Implementation of Adaptive FIR Filter using DA with Low Power and Low Area","volume":"12","author":"Sruthi","year":"2023","journal-title":"International Journal of Engineering Research & Technology (IJERT)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1108\/IJPCC-05-2021-0107"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692725"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1974.1162619"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/electronics13061115"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1201\/9781003383505-10"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/357978"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2007.914926"},{"key":"ref10","volume-title":"Partial Reconfiguration User Guide"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1992.0027"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"issue":"3","key":"ref13","first-page":"97","article-title":"LUT based FIR Filter Design & implementation on FPGA using Faithfully Rounded Truncated Multiple Constant Multiplication\/Accumulation","author":"Sudha Rani","year":"2014","journal-title":"International Journal of Engineering Research"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1080\/21681724.2022.2068660"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1504\/ijsse.2021.121462"},{"key":"ref16","volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation","author":"Parhi","year":"1999"},{"issue":"1","key":"ref17","first-page":"745","article-title":"Level-Up\/Level-Down Voltage Level Shifter for Nano-Scale Applications","volume":"17","author":"Gundala","year":"2022","journal-title":"Journal of Engineering Science and Technology"},{"issue":"5","key":"ref18","article-title":"Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture","volume-title":"IJISET-International Journal of Innovative Science, Engineering & Technology","volume":"2","author":"Bagali"}],"event":{"name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","location":"Kamand, India","start":{"date-parts":[[2024,6,24]]},"end":{"date-parts":[[2024,6,28]]}},"container-title":["2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10723818\/10723316\/10725340.pdf?arnumber=10725340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T07:26:03Z","timestamp":1732692363000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10725340\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,24]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icccnt61001.2024.10725340","relation":{},"subject":[],"published":{"date-parts":[[2024,6,24]]}}}