{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:35:34Z","timestamp":1730234134563,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,22]],"date-time":"2022-04-22T00:00:00Z","timestamp":1650585600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,22]],"date-time":"2022-04-22T00:00:00Z","timestamp":1650585600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,22]]},"DOI":"10.1109\/icccs55155.2022.9846079","type":"proceedings-article","created":{"date-parts":[[2022,8,15]],"date-time":"2022-08-15T20:02:40Z","timestamp":1660593760000},"page":"86-91","source":"Crossref","is-referenced-by-count":1,"title":["CSPM: A Coordinated Software Prefetching Mechanism For Multi-Level Caches"],"prefix":"10.1109","author":[{"given":"Xiuwu","family":"Gao","sequence":"first","affiliation":[{"name":"Jiangnan Institute of Computing Technology,Wuxi,China"}]},{"given":"Liangming","family":"Huang","sequence":"additional","affiliation":[{"name":"Jiangnan Institute of Computing Technology,Wuxi,China"}]},{"given":"Jun","family":"Jiang","sequence":"additional","affiliation":[{"name":"Jiangnan Institute of Computing Technology,Wuxi,China"}]},{"given":"Fengbin","family":"Qi","sequence":"additional","affiliation":[{"name":"Jiangnan Institute of Computing Technology,Wuxi,China"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264207"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(91)90014-Z"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-009-9233-4"},{"key":"ref13","article-title":"Tolerating Latency Through Software-Controlled Data Prefetching","author":"mowry","year":"1994","journal-title":"PhD thesis"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1998.649189"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863749"},{"journal-title":"Computer Systems A Programmer&#x2019;s Perspective","year":"2003","author":"bryant","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"ref18","first-page":"81","article-title":"Lockup-free instruction fetch\/prefetch cache organization","author":"kroft","year":"1981","journal-title":"Proceedings of the 8th Annual Symposium on Computer Architecture"},{"key":"ref19","first-page":"19","article-title":"Memory Bandwidth and Machine Balance in Current High Performance Computers","author":"mccalpin","year":"1995","journal-title":"IEEE Computer Society Technical Committee on Computer Architecture Newsletter"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27552-4_32"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1070838.1070856"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/192007.192014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/232974.232984","article-title":"Missing the Memory Wall: The Case for Processor\/Memory Integration","volume":"24","author":"nowatzyk","year":"1996","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref9","first-page":"1","article-title":"When Prefetching Works, When It Doesn&#x2019;t, and Why","volume":"9","author":"jaekyu","year":"2012","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241625"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.23"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003576"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514217"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/248208.237190"},{"key":"ref25","first-page":"34","article-title":"Feedback Directed Prefetching Optimization for Linked Data Structure","volume":"20","author":"qi","year":"2009","journal-title":"Journal of Software"}],"event":{"name":"2022 7th International Conference on Computer and Communication Systems (ICCCS)","start":{"date-parts":[[2022,4,22]]},"location":"Wuhan, China","end":{"date-parts":[[2022,4,25]]}},"container-title":["2022 7th International Conference on Computer and Communication Systems (ICCCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9845797\/9845820\/09846079.pdf?arnumber=9846079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T20:24:28Z","timestamp":1662409468000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9846079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,22]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/icccs55155.2022.9846079","relation":{},"subject":[],"published":{"date-parts":[[2022,4,22]]}}}