{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:16:14Z","timestamp":1766067374309},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5,24]]},"DOI":"10.1109\/icccsp52374.2021.9465504","type":"proceedings-article","created":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T20:18:03Z","timestamp":1624997883000},"page":"100-108","source":"Crossref","is-referenced-by-count":2,"title":["Design of SentiNet RTL Library for CNN based Hardware Accelerator"],"prefix":"10.1109","author":[{"given":"Swetha","family":"Varadarajulu","sequence":"first","affiliation":[]},{"given":"K.","family":"Mariammal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2021","key":"ref10","article-title":"Vivado Design Suite User Guide Getting Started"},{"year":"0","key":"ref11","article-title":"Xilinx UG902: Vivado Design Suite User Guide, High-Level Synthesis"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"},{"year":"2021","key":"ref13","article-title":"AXI4-Stream Infrastructure IP Suite v3.0 LogiCORE IPProductGuide"},{"year":"2021","key":"ref14","article-title":"AXI Reference Guide"},{"year":"2021","key":"ref15","article-title":"Vivado Design Suite User Guide Designing with IP UG896(v2019.)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2884972"},{"article-title":"Xception: Deep Learning with Depthwise Separable Convolutions","year":"2021","author":"chollet","key":"ref6"},{"key":"ref5","first-page":"1","article-title":"From high-level deep neural models to FPGAs","author":"sharma","year":"2016","journal-title":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"year":"2021","key":"ref8","article-title":"Vivado Design Suite User Guide Synthesis"},{"year":"0","key":"ref7","article-title":"CS23 1n Convolutional Neural Networks for Visual Recognition"},{"journal-title":"Neuromorphic Cognitive Systems","year":"0","author":"yu","key":"ref2"},{"journal-title":"Deep Learning","year":"2016","author":"courville","key":"ref1"},{"year":"2021","key":"ref9","article-title":"Vivado Design Suite Tutorial High Level Synthesis"}],"event":{"name":"2021 5th International Conference on Computer, Communication and Signal Processing (ICCCSP)","start":{"date-parts":[[2021,5,24]]},"location":"Chennai, India","end":{"date-parts":[[2021,5,25]]}},"container-title":["2021 5th International Conference on Computer, Communication and Signal Processing (ICCCSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9465481\/9465342\/09465504.pdf?arnumber=9465504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:43:01Z","timestamp":1652197381000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9465504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,24]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icccsp52374.2021.9465504","relation":{},"subject":[],"published":{"date-parts":[[2021,5,24]]}}}