{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:43:25Z","timestamp":1730234605050,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.1990.130264","type":"proceedings-article","created":{"date-parts":[[2002,12,4]],"date-time":"2002-12-04T17:06:04Z","timestamp":1039021564000},"page":"408-412","source":"Crossref","is-referenced-by-count":13,"title":["Early resolution of address translation in cache design"],"prefix":"10.1109","author":[{"given":"K.","family":"Hua","sequence":"first","affiliation":[]},{"given":"A.","family":"Hunt","sequence":"additional","affiliation":[]},{"given":"L.","family":"Liu","sequence":"additional","affiliation":[]},{"given":"J.-K.","family":"Peir","sequence":"additional","affiliation":[]},{"given":"D.","family":"Pruett","sequence":"additional","affiliation":[]},{"given":"J.","family":"Temple","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"IBM System\/370 Extended Architecture Principles of Operation","year":"0","key":"ref4"},{"journal-title":"An Introduction to Operating System","year":"1983","author":"deitel","key":"ref3"},{"key":"ref6","first-page":"1740","article-title":"Mechanism for Acceleration of Cache References","volume":"25","author":"pomerene","year":"1982","journal-title":"IBM Technical Disclosure Bulletin"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/sj.251.0004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"ref1","first-page":"9","article-title":"Concepts for Buffer Storage","volume":"2","author":"conti","year":"1969","journal-title":"IEEE Computer Group News"}],"event":{"name":"1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","location":"Cambridge, MA, USA"},"container-title":["Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx2\/308\/3623\/00130264.pdf?arnumber=130264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T03:43:22Z","timestamp":1489031002000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/130264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iccd.1990.130264","relation":{},"subject":[]}}