{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:29:11Z","timestamp":1725517751285},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.1998.727100","type":"proceedings-article","created":{"date-parts":[[2002,11,27]],"date-time":"2002-11-27T17:03:01Z","timestamp":1038416581000},"page":"524-529","source":"Crossref","is-referenced-by-count":0,"title":["Static race verification for networks with reconvergent clocks"],"prefix":"10.1109","author":[{"given":"J.","family":"Grodstein","sequence":"first","affiliation":[]},{"given":"N.","family":"Rethman","sequence":"additional","affiliation":[]},{"given":"N.","family":"Nassif","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227771"},{"key":"ref11","first-page":"182","article-title":"A 300 Mhz 64b Quad-Issue CMOS RISC Microprocessor","author":"bowhill","year":"1995","journal-title":"Proc ISSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185233"},{"key":"ref14","article-title":"Simulation of Digital Circuits in the Presence of Uncertainty","author":"linderman","year":"1994","journal-title":"Proc IEEE ICCAD"},{"key":"ref15","article-title":"Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network","author":"mcgeer","year":"1991","journal-title":"Proc IEEE ICCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270130"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185224"},{"key":"ref6","first-page":"139","article-title":"Verification of Timing Constraints on Large Digital Systems","author":"mcwilliams","year":"1980","journal-title":"Proc of IEEE DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270311"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129979"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129829"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.261.0100"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.102.0135"},{"key":"ref9","first-page":"147","article-title":"Design Goals and Implementation Techniques for Time-Based Digital Simulation and Hazard Detection","author":"bowden","year":"1982","journal-title":"IEEE In l Test Conference"}],"event":{"name":"International Conference on Computer Design. VLSI in Computers and Processors","acronym":"ICCD-98","location":"Austin, TX, USA"},"container-title":["Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/5873\/15654\/00727100.pdf?arnumber=727100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T01:35:30Z","timestamp":1489109730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/727100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.1998.727100","relation":{},"subject":[]}}