{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:56:00Z","timestamp":1725530160521},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106743","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"30-35","source":"Crossref","is-referenced-by-count":3,"title":["Physical planning of on-chip interconnect architectures"],"prefix":"10.1109","author":[{"family":"Hongyu Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Bo Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Feng Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chung-Kuan Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1998.743463"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156495000134"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1009613710108"},{"key":"ref6","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/77600.77620"},{"key":"ref5","first-page":"119","article-title":"Experimental Evaluation of Mesh and Partial Crossbar Routing Architectures for Multi-FPGA Systems","author":"khalid","year":"1997","journal-title":"IFIP IWLAS '97"},{"year":"1994","key":"ref12","article-title":"The programmable Logic Data Book"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511814075"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707877"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.711315"},{"key":"ref9","first-page":"684","article-title":"A Diagonal Interconnect Architecture and Its Application to RISC Core Design","author":"mutsunori","year":"2002","journal-title":"Proc ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332368"}],"event":{"name":"2002 IEEE International Conference on Computer Design","acronym":"ICCD-02","location":"Freiberg, Germany"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106743.pdf?arnumber=1106743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:41:31Z","timestamp":1489408891000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106743","relation":{},"subject":[]}}