{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:08:34Z","timestamp":1759147714741,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106756","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"112-117","source":"Crossref","is-referenced-by-count":10,"title":["A new architecture for signed radix-2\/sup m\/ pure array multipliers"],"prefix":"10.1109","author":[{"given":"E.","family":"Costa","sequence":"first","affiliation":[]},{"given":"S.","family":"Bampi","sequence":"additional","affiliation":[]},{"given":"J.","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.641687"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.540066"},{"key":"ref12","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report"},{"key":"ref13","first-page":"79","article-title":"SLS: An Efficient Switch-Level Timing Simulator Using Min-Max Voltage Waveforms","author":"genderen","year":"1989","journal-title":"VLSI conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICWSI.1993.255270"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857435"},{"key":"ref3","first-page":"53","article-title":"A Hybrid Radix-4\/Radix-8 Low Power, High Speed Multiplier Architecture for Wide Bit Widths","volume":"4","author":"cherkauer","year":"1996","journal-title":"IEEE Intl Symp on Circuits and Systems"},{"key":"ref6","first-page":"1429","article-title":"On Area-Efficient Low Power Array Multipliers","author":"wang","year":"2001","journal-title":"The 8th IEEE International Conference on Electronics Circuits and Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930100"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.743408"},{"journal-title":"Computer Arithmetic - Principles Architecture and Design","year":"1979","author":"hwang","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1994.471512"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.52161"}],"event":{"name":"2002 IEEE International Conference on Computer Design","acronym":"ICCD-02","location":"Freiberg, Germany"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106756.pdf?arnumber=1106756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T16:34:13Z","timestamp":1489422853000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106756","relation":{},"subject":[]}}