{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:31:49Z","timestamp":1725514309151},"reference-count":24,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106758","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"122-124","source":"Crossref","is-referenced-by-count":0,"title":["Analysis of blocking dynamic circuits"],"prefix":"10.1109","author":[{"given":"T.","family":"Thorp","sequence":"first","affiliation":[]},{"given":"D.","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.806806"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808597"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878293"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.262000"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref16","first-page":"170","article-title":"An Eight Channel 36GSample\/s CMOS Timing Analyzer","author":"weinlader","year":"2000","journal-title":"Proc IEEE International Solid-State Circuits Conference"},{"key":"ref17","first-page":"268","article-title":"Adaptive Supply Serial Links with Sub-IV Operation and Per-Pin Clock Recovery","author":"kim","year":"2002","journal-title":"Proc IEEE International Solid-State Circuits Conference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.974902"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref4","first-page":"360","article-title":"A 1.8ns Access, 550MHz 4.5Mb CMOS SRAM","author":"nambu","year":"1998","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.98986"},{"key":"ref6","first-page":"410","article-title":"A 6.5 GHz 130nm Single-Ended Dynamic ALU and Instruction-Scheduler Loop","author":"anders","year":"2002","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.953479"},{"article-title":"Design of High-Performance Microprocessor Circuits","year":"2001","author":"chandrakasan","key":"ref8"},{"key":"ref7","first-page":"192","article-title":"470ps 64bit Parallel Binary Adder","author":"park","year":"2000","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref2","article-title":"Clock-delayed domino for Adder and Combinational Logic Design","author":"yee","year":"1996","journal-title":"Proc International Conference on Computer Design"},{"article-title":"Skew-Tolerant Circuit Design","year":"2000","author":"harris","key":"ref1"},{"article-title":"Principles of CMOS VLSI Design","year":"1993","author":"weste","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968729"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1109\/DAC.1997.597223","article-title":"Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design","author":"chen","year":"1997","journal-title":"Design Automation Conference"},{"key":"ref24","first-page":"370","article-title":"A 1MB, 100MHz Integrated L2 Cache Memory with 128b Interface and ECC Protection","author":"giacalone","year":"1996","journal-title":"Proc IEEE International Solid-State Circuits Conference"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.90100"}],"event":{"name":"2002 IEEE International Conference on Computer Design","acronym":"ICCD-02","location":"Freiberg, Germany"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106758.pdf?arnumber=1106758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T03:13:37Z","timestamp":1585019617000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106758\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106758","relation":{},"subject":[]}}