{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:28:39Z","timestamp":1725467319944},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106764","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"158-163","source":"Crossref","is-referenced-by-count":3,"title":["Timing window applications in UltraSPARC-IIIi\/spl trade\/ microprocessor design"],"prefix":"10.1109","author":[{"given":"R.Y.","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Yip","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Konstadinidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Demas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Klass","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Mains","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Schmitt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Bistry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855281"},{"key":"ref3","first-page":"212","article-title":"Determination of Worst-Case Aggressor Alignment for Delay Calculation","author":"cross","year":"1998","journal-title":"Proceedings of IEEE International Conference on Computer-Aided Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337415"},{"key":"ref5","first-page":"68","article-title":"Miller Factor for Gate-Level Coupling Delay Calculation","author":"chen","year":"2000","journal-title":"Proceedings of IEEE International Conferences on Computer-Aided Design"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/277044.277062","article-title":"Design methodologies for noise in digital integrated circuits","author":"shepard","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.1999.819235"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597115"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156230"},{"key":"ref1","first-page":"170","article-title":"Wire Delay in the Presence of Crosstalk","author":"yee","year":"1997","journal-title":"Proceedings of TAU 97 the IEEE meeting on Timing Issues in Digital Systems"}],"event":{"name":"2002 IEEE International Conference on Computer Design","acronym":"ICCD-02","location":"Freiberg, Germany"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106764.pdf?arnumber=1106764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:45:37Z","timestamp":1497566737000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106764","relation":{},"subject":[]}}