{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:45:57Z","timestamp":1725450357009},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106770","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"200-205","source":"Crossref","is-referenced-by-count":2,"title":["An extended class of sequential circuits with combinational test generation complexity"],"prefix":"10.1109","author":[{"given":"M.","family":"Inoue","sequence":"first","affiliation":[]},{"given":"C.","family":"Jinno","sequence":"additional","affiliation":[]},{"given":"H.","family":"Fujiwara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.869321"},{"key":"ref3","first-page":"111","article-title":"Sequential circuits with combinational test generation complexity","author":"balakrishnan","year":"1996","journal-title":"Proc Intl Conf on VLSI Design"},{"key":"ref10","article-title":"Combinational Test Generation for Various Clases of Acyclic Sequential Circuits","author":"kim","year":"2001","journal-title":"Proc Int Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.54846"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1979.1658490"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/BF00993312"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013728006805"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF00137392"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741613"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4317.001.0001","author":"fujiwara","year":"1985","journal-title":"Logic Testing and Design for Testability"},{"key":"ref9","first-page":"143","article-title":"Combinational Test Generation for Acyclic Sequential Circuits using a Balanced ATPG Model","author":"kim","year":"2001","journal-title":"Proc 14th Int l Conf VLSI Design"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref1"}],"event":{"name":"2002 IEEE International Conference on Computer Design","acronym":"ICCD-02","location":"Freiberg, Germany"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106770.pdf?arnumber=1106770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T03:13:51Z","timestamp":1585019631000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106770\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106770","relation":{},"subject":[]}}