{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T00:42:26Z","timestamp":1775349746702,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106787","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"310-315","source":"Crossref","is-referenced-by-count":20,"title":["Low-power, high-speed CMOS VLSI design"],"prefix":"10.1109","author":[{"given":"T.","family":"Kuroda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"372","article-title":"Optimum Device Parameters and Scalability of Variable Threshold CMOS (VTCMOS)","author":"hiramoto","year":"0","journal-title":"SSDM Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.839927"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929730"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"key":"ref14","first-page":"270","article-title":"Flip-flop selection technique for power-delay trade-off","author":"hamada","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.881219"},{"key":"ref4","first-page":"166","article-title":"A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme","author":"kuroda","year":"0","journal-title":"ISSCC'96 Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313937"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"},{"key":"ref8","first-page":"270","article-title":"1.1V1GHz Communication Router with On-Chip Body Bias in 150nm CMOS","author":"narendra","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383135"},{"key":"ref2","first-page":"1021","article-title":"Low power CMOS design challenges","volume":"e84 c","author":"kuroda","year":"2001","journal-title":"IEICE Trans Electronics"},{"key":"ref1","first-page":"334","article-title":"Overview of Low-Power ULSI Circuit Techniques","volume":"e78 c","author":"kuroda","year":"1995","journal-title":"IEICE Trans on Electronics"},{"key":"ref9","first-page":"412","article-title":"A 5GHz 32b Integer-Execution Core in 130nm Dual-VT CMOS","author":"vangal","year":"0","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2002 IEEE International Conference on Computer Design","location":"Freiberg, Germany","acronym":"ICCD-02"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106787.pdf?arnumber=1106787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:59:01Z","timestamp":1489442341000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106787\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106787","relation":{},"subject":[]}}