{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:50:00Z","timestamp":1729677000471,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106789","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"322-326","source":"Crossref","is-referenced-by-count":0,"title":["On the impact of technology scaling on mixed PTL\/static circuits"],"prefix":"10.1109","author":[{"family":"Geun Rae Cho","sequence":"first","affiliation":[]},{"given":"T.","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2001\/59548"},{"key":"ref3","article-title":"Technology Mapping for High Performance Static CMOS and Pass Transistor Logic Designs","author":"jiang","year":"1999","journal-title":"Technical Report"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.509865"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1109\/4.52161","article-title":"A 3.8ns CMOS 16×16-b Multiplier Using Complementary Pass-Transistor Logic","volume":"25","author":"yano","year":"1990","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref8","first-page":"206","article-title":"Single Ended Pass-Transistor Logic","author":"munteanu","year":"1999","journal-title":"VLSI Systems on a Chip(Kluwer Academic Publisher)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/330855.331012"},{"key":"ref2","article-title":"Synthesis For Mixed CMOS\/PTL Logic: Preliminary Results","author":"yang","year":"1999","journal-title":"International Workshop on Logic Synthesis"},{"key":"ref9","article-title":"Mixed PTL\/Static Logic Synthesis Using Genetic Algorithms for Low-Power Applications","author":"cho","year":"2002","journal-title":"International Symposium on Quality Electronic Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623787"}],"event":{"name":"2002 IEEE International Conference on Computer Design","acronym":"ICCD-02","location":"Freiberg, Germany"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106789.pdf?arnumber=1106789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:45:38Z","timestamp":1497566738000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106789","relation":{},"subject":[]}}