{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:26:44Z","timestamp":1742401604571,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106804","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"414-419","source":"Crossref","is-referenced-by-count":8,"title":["Embedded protocol processor for fast and efficient packet reception"],"prefix":"10.1109","author":[{"given":"T.","family":"Henriksson","sequence":"first","affiliation":[]},{"given":"U.","family":"Nordqvist","sequence":"additional","affiliation":[]},{"given":"D.","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.988691"},{"key":"ref11","first-page":"177","article-title":"ProgrammableGigabit Ethernet Packet Processor Design Methodology","volume":"iii","author":"attia","year":"2001","journal-title":"European Conference on Circuit Theory and Design"},{"key":"ref12","first-page":"259","article-title":"AnAnalysis of Three Gigabit Netowrking Protocols for Storage Area Networks","author":"voruganti","year":"2001","journal-title":"International Conference on Performance Computing and Communications"},{"key":"ref13","article-title":"Counton TCP offload engine","author":"gwennap","year":"0","journal-title":"EETimes on the www"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HIS.2001.946697"},{"key":"ref4","first-page":"61","article-title":"Architecturesfor Network Processing","author":"williams","year":"2001","journal-title":"International Symposium on VLSI Technology Systems and Applications"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/49.917702"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1901","DOI":"10.1109\/PROC.1966.5273","article-title":"VeryHigh-Speed Computing Systems","volume":"54","author":"flynn","year":"1966","journal-title":"Proceedings of the IEEE"},{"key":"ref5","article-title":"iWarpinterface spec could bust IP bottlenecks","author":"merritt","year":"0","journal-title":"EETimes on the www"},{"key":"ref8","article-title":"VLSIIMPLEMENTATION OF INTERNET CHECKSUM CALCULATION FOR 10 GIGABIT ETHERNET","author":"henriksson","year":"2002","journal-title":"Proceedings of Design and Diganostics of Electronics Cricuits and Systems"},{"key":"ref7","first-page":"1215","article-title":"VLSIIMPLEMENTATION OF CRC-32 FOR 10 GIGABIT ETHERNET","volume":"iii","author":"henriksson","year":"2001","journal-title":"Proc IEEE ICECS 2001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/35.894379"},{"year":"0","key":"ref1"},{"key":"ref9","first-page":"284","article-title":"Specification of a configurable General-Purpose Protocol Processor","author":"henriksson","year":"2000","journal-title":"Proc CSNDSP 2000"}],"event":{"name":"2002 IEEE International Conference on Computer Design","acronym":"ICCD-02","location":"Freiberg, Germany"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106804.pdf?arnumber=1106804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:45:38Z","timestamp":1497552338000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106804","relation":{},"subject":[]}}