{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T17:03:58Z","timestamp":1742403838513},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106810","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"446-449","source":"Crossref","is-referenced-by-count":3,"title":["Dynamic loop caching meets preloaded loop caching-a hybrid approach"],"prefix":"10.1109","author":[{"given":"A.","family":"Gordon-Ross","sequence":"first","affiliation":[]},{"given":"F.","family":"Vahid","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref11","article-title":"Low Power Design Techniques for Microprocessors","author":"segars","year":"2001","journal-title":"ISSCC"},{"journal-title":"Synopsys Inc","year":"0","key":"ref12"},{"key":"ref13","article-title":"Loop Analysis of Embedded Applications","author":"villarreal","year":"2001","journal-title":"UC Riverside Tech Report UCR-CSE-01-03"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810660"},{"key":"ref3","article-title":"Evaluating Future Microprocessors: The SimpleScaler ToolSet","author":"burger","year":"1996","journal-title":"Technical Report CS-TR-1308"},{"key":"ref6","article-title":"Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding","author":"govindarajan","year":"2001","journal-title":"International Conference on Computer-Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.4"},{"key":"ref8","article-title":"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems","author":"lee","year":"1997","journal-title":"Proc 30th Annual International Symposium on Microarchitecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808570"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945397"},{"key":"ref9","article-title":"Low-Cost Embedded Program Loop Caching - Revisited","author":"lee","year":"1999","journal-title":"U Mich Technical Report Number CSE-TR-411-99"}],"event":{"name":"2002 IEEE International Conference on Computer Design","acronym":"ICCD-02","location":"Freiberg, Germany"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106810.pdf?arnumber=1106810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T19:34:00Z","timestamp":1519500840000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106810","relation":{},"subject":[]}}