{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:41:52Z","timestamp":1725698512961},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2002.1106817","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:51:07Z","timestamp":1056574267000},"page":"480-485","source":"Crossref","is-referenced-by-count":8,"title":["Fault dictionary size reduction through test response superposition"],"prefix":"10.1109","author":[{"given":"B.","family":"Arslan","sequence":"first","affiliation":[]},{"given":"A.","family":"Orailoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227782"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279361"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580105"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519762"},{"key":"ref4","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in FOR-TRAN","author":"brglez","year":"1985","journal-title":"ISCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510854"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.748164"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136693"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966643"},{"article-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"ref7"},{"key":"ref2","first-page":"576","article-title":"Fault dictionary compaction by output sequence removal","author":"boppana","year":"1994","journal-title":"Proceedings of the 1994 IEEE International Conference on Computer Aided Design"},{"article-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref1"},{"key":"ref9","article-title":"On the Generation of Test Patterns for Combinational Circuits","author":"lee","year":"0","journal-title":"Technical Report 12-93"}],"event":{"name":"2002 IEEE International Conference on Computer Design","acronym":"ICCD-02","location":"Freiberg, Germany"},"container-title":["Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8166\/24311\/01106817.pdf?arnumber=1106817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:07:55Z","timestamp":1489428475000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1106817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccd.2002.1106817","relation":{},"subject":[]}}