{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:41:30Z","timestamp":1725612090502},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2003.1240866","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"8-13","source":"Crossref","is-referenced-by-count":7,"title":["Power efficient data cache designs"],"prefix":"10.1109","author":[{"given":"J.","family":"Abella","sequence":"first","affiliation":[]},{"given":"A.","family":"Gonzalez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263273"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937442"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995707"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476813"},{"key":"ref15","article-title":"Architectural Level Power\/Performance Optimization and Dynamic Power Estimation","author":"cai","year":"1999","journal-title":"Proceedings of Cool Chips Tutorial in conj with MICRO'99 Haifa Israel"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref17","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref18","article-title":"Prefetching and Memory System Behaviour of the SPEC95 Benchmark Suite","author":"charney","year":"1997","journal-title":"IBM Journal of Research & Development vol 41 no 3-Performance Analysis and its Impact on Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224093"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/313817.313860","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/330855.331018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.371965"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref1","article-title":"Adaptative Mode Control: A Static-Power-Efficient Cache Design","author":"zhou","year":"2001","journal-title":"PACT'01 Barcelona Spain"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"}],"event":{"name":"21st International Conference on Computer Design","acronym":"ICCD-03","location":"San Jose, CA, USA"},"container-title":["Proceedings 21st International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8790\/27821\/01240866.pdf?arnumber=1240866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T02:52:18Z","timestamp":1497581538000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1240866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2003.1240866","relation":{},"subject":[]}}