{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T05:10:30Z","timestamp":1734412230852,"version":"3.30.2"},"reference-count":30,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2003.1240869","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"28-35","source":"Crossref","is-referenced-by-count":5,"title":["Verification of timed circuits with failure directed abstractions"],"prefix":"10.1109","author":[{"given":"H.","family":"Zheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.J.","family":"Myers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Walter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Little","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Yoneda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816214"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/503272.503279"},{"key":"ref11","first-page":"440","article-title":"You assume, we guarantee: Methodology and case studies","author":"henzinger","year":"1998","journal-title":"Proc Int Conf on Computer Aided Verification"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/40.683106"},{"key":"ref13","first-page":"19","article-title":"Scaling up uppaal automatic verification of real-time systems using compositionality and abstraction","author":"jensen","year":"2000","journal-title":"FTRTFT"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/69575.69577"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0024437"},{"key":"ref16","first-page":"271","article-title":"Clock difference diagrams","volume":"6","author":"larsen","year":"1999","journal-title":"Nordic Journal of Computing"},{"key":"ref17","article-title":"A methodology for hardware verification using compositional model checking","author":"mcmillan","year":"1999","journal-title":"Technical Report"},{"key":"ref18","article-title":"Improved poset timing analysis in timed petri nets","author":"mercer","year":"2001","journal-title":"Proc 10th Workshop Synthesis Syst Integration Mixed Technol"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1981.230844"},{"key":"ref28","article-title":"Synthesizing timed circuits from high level specification languages","author":"yoneda","year":"2003","journal-title":"NII Technical Report NII-2003-003E"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.275352"},{"key":"ref27","first-page":"176","article-title":"A stubborn attack on state explosion","author":"valmari","year":"1990","journal-title":"International Conference on Computer-Aided Verification"},{"key":"ref3","article-title":"Some progress in the symbolic verification of timed automata","author":"bozga","year":"1997","journal-title":"Proc Int Conf on Computer Aided Verification"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/244795.244800"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761527"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/186025.186051"},{"key":"ref8","first-page":"176","article-title":"Using partial orders to improve automatic verification methods","author":"godefroid","year":"1990","journal-title":"International Conference on Computer-Aided Verification"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/6874.001.0001","article-title":"Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits","author":"dill","year":"1989"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1007\/BFb0055643","article-title":"Partial order reductions for timed systems","author":"bengtsson","year":"1998","journal-title":"International Conference on Concurrency Theory"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/177492.177725"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.905681"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-48168-0_9","article-title":"Difference decision diagrams","author":"m$$ller","year":"1999","journal-title":"Computer Science Logic"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370379"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.902762"},{"key":"ref23","article-title":"Analysis of asynchronous concurrent systems by timed Petri nets","author":"ramchandani","year":"1974","journal-title":"Technical Report Project MAC Tech Rep"},{"key":"ref26","article-title":"Stari: A case study in compositional and heirarchical timing verification","author":"tasiran","year":"1997","journal-title":"Proc Int Conf on Computer Aided Verification"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628881"}],"event":{"name":"21st International Conference on Computer Design","acronym":"ICCD-03","location":"San Jose, CA, USA"},"container-title":["Proceedings 21st International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8790\/27821\/01240869.pdf?arnumber=1240869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,16]],"date-time":"2024-12-16T12:46:03Z","timestamp":1734353163000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1240869\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/iccd.2003.1240869","relation":{},"subject":[]}}