{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:47:52Z","timestamp":1725536872348},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2003.1240900","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"234-239","source":"Crossref","is-referenced-by-count":1,"title":["Hardware-only compression of underutilized address buses: design and performance, power, and cost analysis"],"prefix":"10.1109","author":[{"given":"N.R.","family":"Mahapatra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Krishnan Sundaresan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Memory System Compression and Its Benefits","author":"liu","year":"2002","journal-title":"Proceedings of the 15th Annual IEEE International ASIC\/SOC Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2003.1203717"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368609"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.811115"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043337"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.645071"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386552"},{"key":"ref3","article-title":"Power Optimal Encoding for a DRAM Address Bus","author":"cheng","year":"2001","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115966"},{"key":"ref5","article-title":"Sim-alpha: a Validated, Execution-Driven Alpha 21264 Simulator","author":"desikan","year":"2001","journal-title":"Technical Report TR-01-23"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2003","author":"hennessy","key":"ref8"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1145\/334012.334018","article-title":"Power Optimization of System-level Address Buses Based on Software Profiling","author":"fornaciari","year":"2000","journal-title":"Proceedings of International Workshop on Hardware\/Software Codesign"},{"key":"ref2","article-title":"Memory Bus Encoding for Low-power: A Tutorial","author":"cheng","year":"2001","journal-title":"Proc IEEE International Symposium on Quality Electronic Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176262"},{"key":"ref9","first-page":"220","article-title":"Hardware-Only Compression to Reduce Cost and Improve Utilization of Address Buses","author":"liu","year":"2003","journal-title":"Proceedings of the IEEE Computer society Annual Symposium on VLSI"}],"event":{"name":"21st International Conference on Computer Design","acronym":"ICCD-03","location":"San Jose, CA, USA"},"container-title":["Proceedings 21st International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8790\/27821\/01240900.pdf?arnumber=1240900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,17]],"date-time":"2021-06-17T06:09:15Z","timestamp":1623910155000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1240900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2003.1240900","relation":{},"subject":[]}}