{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:46:28Z","timestamp":1729608388687,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2003.1240909","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"290-298","source":"Crossref","is-referenced-by-count":1,"title":["Hardware-based pointer data prefetcher"],"prefix":"10.1109","author":[{"family":"Shih-Chang Lai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"A Stateless, Context-directed data prefetching mechanism","year":"2002","author":"cooksey","key":"ref33"},{"article-title":"Computer Architecture: A Quantitative Approach","year":"1996","author":"hennessy","key":"ref32"},{"journal-title":"OLDEN benchmark suite","year":"0","key":"ref31"},{"journal-title":"SPEC 2000 Benchmarks","year":"0","key":"ref30"},{"key":"ref10","first-page":"13","article-title":"A dynamic data prefetching method of improving the memory latency","volume":"1","author":"tu","year":"2000","journal-title":"International Conference on High Performance Computing in the Asia-Pacific Region"},{"key":"ref11","first-page":"100","article-title":"A new voting based hardware data prefetch scheme","author":"manku","year":"1997","journal-title":"Conference on High Performance Computing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263631"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"key":"ref14","article-title":"Memory-Side prefetching for linked data structures","author":"hugues","year":"2001","journal-title":"UIUC CS Technical Report UIUCDCS-R-2001-2221"},{"key":"ref15","first-page":"101","article-title":"Modeling load address behavior through recurrences","author":"ramos","year":"2000","journal-title":"International Symposium on Performance Analysis of Systems and Software"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765939"},{"key":"ref17","first-page":"76","article-title":"Direct load: dependence-linked dataflow resolution of load address and cache coordinate","author":"chung","year":"2001","journal-title":"International Symposium on Microarchitecture"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.752653"},{"key":"ref19","first-page":"42","article-title":"Predictor-Directed Stream Buffers","author":"sherwood","year":"2000","journal-title":"International Symposium on Microarchitecture"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953293"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563561"},{"key":"ref27","article-title":"Pointer-Cache Assisted Speculative Precomputation","author":"collins","year":"2002","journal-title":"International Symposium on Microarchitecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/76.856455"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"article-title":"SimpleScalar toolset 3.0b","year":"0","author":"doug","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645798"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566463"},{"key":"ref7","article-title":"Effective hardware-based data prefetching for high-performance processors","volume":"44","author":"chen","year":"1995","journal-title":"IEEE Trans on Computers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2000.830359"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref1","first-page":"25","article-title":"Data prefetching with co-operative caching","author":"chi","year":"1998","journal-title":"International Conference of High-Performance Computing"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237190"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953309"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/2.689674"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824351"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335248"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/ISCA.1995.524560","article-title":"Speeding up irregular applications in shared-memory multiprocessors: memory binding and group prefetching","author":"zheng zhang","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765944"}],"event":{"name":"21st International Conference on Computer Design","acronym":"ICCD-03","location":"San Jose, CA, USA"},"container-title":["Proceedings 21st International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8790\/27821\/01240909.pdf?arnumber=1240909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T02:52:17Z","timestamp":1497581537000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1240909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/iccd.2003.1240909","relation":{},"subject":[]}}