{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:05:45Z","timestamp":1725390345265},"reference-count":7,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2003.1240951","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"532-535","source":"Crossref","is-referenced-by-count":4,"title":["Reducing operand transport complexity of superscalar processors using distributed register files"],"prefix":"10.1109","author":[{"given":"S.","family":"Bunchua","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.S.","family":"Wills","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.M.","family":"Wills","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697025"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2000.898081","article-title":"Reducing Wire Delay Penalty through Value Prediction","author":"parcerisa","year":"2000","journal-title":"Proc of the 33rd Int Symp on Microarchitecture"},{"key":"ref6","article-title":"CACTI 3.0: An Integrated Cache Timing, Power, and Area Model","author":"shivakumar","year":"2001","journal-title":"COMPAQ WRL Research Report 2001\/2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2000.898083","article-title":"Instruction Distribution Heuristics for Quad-Cluster, Dynamically Scheduled, Superscalar Processors","author":"baniasadi","year":"2000","journal-title":"Proc of the 33rd Int Symp on Microarchitecture"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"}],"event":{"name":"21st International Conference on Computer Design","acronym":"ICCD-03","location":"San Jose, CA, USA"},"container-title":["Proceedings 21st International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8790\/27821\/01240951.pdf?arnumber=1240951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,2]],"date-time":"2020-04-02T02:23:27Z","timestamp":1585794207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1240951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iccd.2003.1240951","relation":{},"subject":[]}}