{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:37Z","timestamp":1759146997047},"reference-count":0,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2003.1240952","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"536-539","source":"Crossref","is-referenced-by-count":69,"title":["Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs"],"prefix":"10.1109","author":[{"given":"M.","family":"Dall'Osso","sequence":"first","affiliation":[]},{"given":"G.","family":"Biccari","sequence":"additional","affiliation":[]},{"given":"L.","family":"Giovannini","sequence":"additional","affiliation":[]},{"given":"D.","family":"Bertozzi","sequence":"additional","affiliation":[]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"21st International Conference on Computer Design","acronym":"ICCD-03","location":"San Jose, CA, USA"},"container-title":["Proceedings 21st International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8790\/27821\/01240952.pdf?arnumber=1240952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:41:34Z","timestamp":1489441294000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1240952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/iccd.2003.1240952","relation":{},"subject":[]}}