{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:45:42Z","timestamp":1729651542184,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347914","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"144-150","source":"Crossref","is-referenced-by-count":1,"title":["A general post-processing approach to leakage current reduction in SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"J.","family":"Lach","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Brandon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Skadron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249359"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON.2000.894960"},{"journal-title":"Spartan He 1 8 V FPGA Family Complete Data Sheet","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156098"},{"journal-title":"Digital Integrated Circuits 2nd Edition","year":"2003","author":"rabaey","key":"11"},{"journal-title":"Architecture and CAD for Deep-Submicron FPGAs","year":"1999","author":"rose","key":"12"},{"journal-title":"Berkeley predictive technology model","year":"0","key":"3"},{"key":"2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packaging, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807414"},{"key":"10","first-page":"312","article-title":"A flexible power model for FPGAs","author":"poon","year":"2002","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"7","doi-asserted-by":"crossref","first-page":"1498","DOI":"10.1109\/43.898828","article-title":"EDA challenges facing future microprocessor design","volume":"19","author":"kam","year":"2000","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"6","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/LPE.1998.708195","article-title":"Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks","author":"zhanping chen","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"5","first-page":"201","article-title":"New paradigm of predictive MOSFET and interconnect modeling for early circuit design","author":"cao","year":"2000","journal-title":"Custom Integrated Circuits Conference"},{"key":"4","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1145\/871534.871535","article-title":"Design methodology for fine-grained leakage control in MTCMOS","author":"calhoun","year":"2003","journal-title":"International Symposium on Low Power Electronics and Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/611843.611844"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347914.pdf?arnumber=1347914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:38:37Z","timestamp":1497598717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347914","relation":{},"subject":[]}}