{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:32:33Z","timestamp":1729675953472,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347915","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"152-159","source":"Crossref","is-referenced-by-count":2,"title":["Design methodologies and architecture solutions for high-performance interconnects"],"prefix":"10.1109","author":[{"given":"D.","family":"Pandini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Forzan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Baldi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855392"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643604"},{"journal-title":"On Optimal Interconnections for VLSI","year":"1994","author":"kahng","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"13","doi-asserted-by":"crossref","first-page":"886","DOI":"10.1109\/TCAD.1987.1270331","article-title":"Metal-metal matrix (M3) for high-speed MOS VLSI layouts","volume":"cad 6","author":"kang","year":"1987","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/43.137519"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369769"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998370"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/4.62189"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782202"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781365"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640039"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989056"},{"key":"26","first-page":"204","article-title":"Routing architecture exploration for regular fabrics","author":"kheterpal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219125"},{"journal-title":"National Technology Roadmap for Semiconductors","year":"1997","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144268"},{"key":"10","first-page":"25","article-title":"Achieving timing closure for giga-scale IC designs","author":"pileggi","year":"1999","journal-title":"Proc Int Symp Timing Issues"},{"journal-title":"Circuits Interconnections and Packaging","year":"1990","author":"bakoglu","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838935"},{"key":"6","first-page":"280","article-title":"Network reduction for crosstalk analysis in deep submicron technologies","author":"pandini","year":"1997","journal-title":"Proc Int Symp Timing Issues"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2003","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628869"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.775633"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347915.pdf?arnumber=1347915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:38:37Z","timestamp":1497598717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347915","relation":{},"subject":[]}}