{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:40:09Z","timestamp":1725518409362},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347924","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:28:24Z","timestamp":1099931304000},"page":"208-215","source":"Crossref","is-referenced-by-count":0,"title":["Xtalkdelay: a crosstalk-aware timing analysis tool for chip-level designs"],"prefix":"10.1109","author":[{"family":"Yinghua Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Murgai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Miyoshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Verma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878276"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/43.811330"},{"key":"15","first-page":"639","article-title":"Static timing analysis taking crosstalk into account","author":"ringe","year":"1995","journal-title":"DATE"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2000.896986"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"14","first-page":"76","article-title":"An Efficient algorithm for calculating the worst-case delay due to crosstalk","author":"rajappan","year":"2003","journal-title":"ICCD"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808435"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"journal-title":"Circuits Interconnections and Packaging","year":"0","author":"bakoglu","key":"3"},{"key":"2","doi-asserted-by":"crossref","first-page":"518","DOI":"10.1109\/ICVD.2001.902710","article-title":"Integrated crosstalk and oxide integrity analysis in DSM designs","author":"arvind","year":"2001","journal-title":"Int Conf on VLSI Design"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261013"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855281"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643399"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370414"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893641"},{"key":"4","article-title":"Analytic models for crosstalk delay and pulse analysis under non-ideal inputs","author":"chen","year":"1997","journal-title":"ITC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838935"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774660"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347924.pdf?arnumber=1347924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T11:38:38Z","timestamp":1497613118000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347924","relation":{},"subject":[]}}