{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T13:03:39Z","timestamp":1774357419002,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347928","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:28:24Z","timestamp":1099931304000},"page":"236-243","source":"Crossref","is-referenced-by-count":53,"title":["Best of both latency and throughput"],"prefix":"10.1109","author":[{"given":"E.","family":"Grochowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Ronen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hong Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"13","year":"2004","journal-title":"Intel Pentium M Processor Datasheet"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240922"},{"key":"18","first-page":"78","year":"2001","journal-title":"Intel\ufffd Pentium\ufffd 4 Processor in the 423-pin Package at 1 30 GHz 1 40 GHz 1 50 GHz 1 60 GHz 1 70 GHz and 1 80 GHz Datasheet"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1996.495478"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824336"},{"key":"14","author":"fleischmann","year":"2001","journal-title":"LongRun Power Management"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1109\/ICCD.2002.1106812","article-title":"Adaptive pipeline depth control for processor power-management","author":"etthymiou","year":"2002","journal-title":"Proceedings IEEE International Conference on Computer Design"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694769"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1990.130017"},{"key":"24","article-title":"ACCMP - Asymmetric Chip Multi-Processing","volume":"488","author":"morad","year":"2004","journal-title":"CCIT Technical Report #488"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/40.809374"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995713"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878286"},{"key":"28","year":"2003","journal-title":"TOP500 Supercomputer Sites List"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234225"},{"key":"3","year":"0","journal-title":"AMD PowerNow Technology"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240919"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"30","author":"turner","year":"2004","journal-title":"Sun's Throughput Computing Strategy to Create a Quantum Change in Server Performance"},{"key":"7","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106813"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183528"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859636"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347928.pdf?arnumber=1347928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,19]],"date-time":"2018-12-19T08:46:07Z","timestamp":1545209167000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347928\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347928","relation":{},"subject":[]}}