{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:18:10Z","timestamp":1725445090679},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347931","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:28:24Z","timestamp":1099931304000},"page":"258-264","source":"Crossref","is-referenced-by-count":0,"title":["Gate sizing and V\/sub t\/ assignment for active-mode leakage power reduction"],"prefix":"10.1109","author":[{"family":"Feng Gao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.P.","family":"Hayes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268946"},{"journal-title":"Principles of CMOS VLSI Design A Systems Perspective","year":"1993","author":"weste","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781356"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871543"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274553"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.219908"},{"key":"1","article-title":"Reducing power with dual supply, dual threshold and transistor sizing","author":"augsburger","year":"2002","journal-title":"Proc ICCD"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2000","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167561"},{"journal-title":"ILOG Cplex Webpage","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227826"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871542"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/92.924061"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231853"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347931.pdf?arnumber=1347931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T02:58:43Z","timestamp":1489460323000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347931","relation":{},"subject":[]}}