{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,12]],"date-time":"2025-08-12T21:58:52Z","timestamp":1755035932636},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347933","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"272-277","source":"Crossref","is-referenced-by-count":30,"title":["A new statistical optimization algorithm for gate sizing"],"prefix":"10.1109","author":[{"given":"M.","family":"Mani","sequence":"first","affiliation":[]},{"given":"M.","family":"Orshansky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2004","author":"boyd","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-3087-7"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1016\/0377-2217(82)90152-7"},{"key":"13","article-title":"Statistical gate sizing to increase timing yield","author":"raj","year":"2004","journal-title":"Proc of TAU'04"},{"journal-title":"Convex optimization","year":"0","author":"boyd","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545670"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840285"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.573737"},{"year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.822735"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219021"},{"key":"10","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/43.771182","article-title":"Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation","author":"chen","year":"1999","journal-title":"IEEE Trans on CAD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224111"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494151"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159744"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012687"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136648"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0292-0_23"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347933.pdf?arnumber=1347933","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:38:38Z","timestamp":1497598718000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347933\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347933","relation":{},"subject":[]}}