{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T01:09:25Z","timestamp":1748999365074,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347948","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"368-374","source":"Crossref","is-referenced-by-count":6,"title":["Exploiting quiescent states in register lifetime"],"prefix":"10.1109","author":[{"given":"R.","family":"Sangireddy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.K.","family":"Somani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"An Enhanced access and cycle time model for on-chip caches","volume":"93","author":"wilton","year":"1994","journal-title":"DEC WRL Research"},{"key":"11","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1145\/280756.280943","article-title":"The energy complexity of register files","author":"zyuban","year":"1998","journal-title":"Proc International Symposium on Low Power Electronics and Design"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1997.634516"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501172"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.1999.787064"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"6","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859627"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995719"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176248"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347948.pdf?arnumber=1347948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:38:35Z","timestamp":1497598715000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347948\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347948","relation":{},"subject":[]}}