{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:56:49Z","timestamp":1725483409736},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347949","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:28:24Z","timestamp":1099931304000},"page":"375-378","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating techniques for exploiting instruction slack"],"prefix":"10.1109","author":[{"family":"Yau Chin","sequence":"first","affiliation":[]},{"given":"J.","family":"Sheu","sequence":"additional","affiliation":[]},{"given":"D.","family":"Brooks","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2002.1003561","article-title":"Slack: Maximizing performance under technological constraints","author":"fields","year":"2002","journal-title":"29th International Symposium on Computer Architecture"},{"key":"2","article-title":"Dynamic instruction scheduling slack","author":"casmira","year":"2000","journal-title":"Koolchips 2000 Workshop"},{"key":"1","article-title":"Early-stage definition of LPX: A low power issue-execute processor","author":"bose","year":"2002","journal-title":"PACS'02 at HPCA"},{"key":"7","article-title":"Evaluating design tradeoffs in dual speed pipelines","author":"pyreddy","year":"2001","journal-title":"Work on Complex Eff Design"},{"key":"6","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/LPE.2000.155260","article-title":"voltage scheduling in the iparm microprocessor system","author":"pering","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207688"},{"key":"4","article-title":"Dual threshold voltage domino logic synthesis for high performance with delay and power constraint","author":"jung","year":"2002","journal-title":"Design Automation and Test in Europe"},{"key":"9","article-title":"Reducing power with dynamic critical path information","author":"seng","year":"2001","journal-title":"Micro"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176263"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347949.pdf?arnumber=1347949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T11:38:39Z","timestamp":1497613119000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347949\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347949","relation":{},"subject":[]}}