{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:16:45Z","timestamp":1729631805101,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347955","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"409-416","source":"Crossref","is-referenced-by-count":4,"title":["Generating monitor circuits for simulation-friendly GSTE assertion graphs"],"prefix":"10.1109","author":[{"given":"K.","family":"Ng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.J.","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jin Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810715"},{"key":"15","first-page":"360","article-title":"Introduction to generalized symbolic trajectory evaluation","author":"yang","year":"2001","journal-title":"Int'l Conf on Computer Design"},{"key":"16","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1007\/3-540-36126-X_5","article-title":"Generalized symbolic trajectory evaluation - Abstraction in action","volume":"2517","author":"yang","year":"2002","journal-title":"Formal Methods in Computer-aided Design 4th Int'l Conf"},{"key":"13","first-page":"332","article-title":"An automata-theoretic approach to automatic program verification","author":"vardi","year":"1986","journal-title":"Proc Symp Logic Computer Science"},{"key":"14","first-page":"534","article-title":"GSTE through a case study","author":"yang","year":"2002","journal-title":"Int'l Conf on Computer-Aided Design"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-27813-9_18","article-title":"GSTE is partitioned model checking","author":"sebastiani","year":"2004","journal-title":"Computer-aided Verification 16th Int'l Conf"},{"key":"12","first-page":"335","article-title":"Monitor-based formal specification of PCI","volume":"1954","author":"shimizu","year":"2000","journal-title":"Formal Methods in Computer-Aided Design"},{"key":"3","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1007\/BFb0025774","article-title":"Design and synthesis of synchronization skeletons using branching time temporal logic","volume":"131","author":"clarke","year":"1981","journal-title":"Workshop on Logics of Programs"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224424"},{"journal-title":"Principles of Verifiable RTL Design a Functional Coding Style Supporting Verification Processes in Verilog","year":"2001","author":"bening","key":"1"},{"key":"10","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1007\/3-540-11494-7_22","article-title":"Specification and verification of concurrent systems in Cesar","volume":"137","author":"queille","year":"1981","journal-title":"Int l Symp Programming"},{"journal-title":"Computer-Aided Verification of Coordinating Processes The Automata-Theoretic Approach","year":"1994","author":"kurshan","key":"7"},{"key":"6","first-page":"477","article-title":"Design constraints in symbolic model checking","volume":"1427","author":"kaufmann","year":"1998","journal-title":"Int Conf Computer-Aided Verification"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889562"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159685"},{"key":"9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/3-540-36126-X_1","article-title":"Abstraction by symbolic indexing transformations","volume":"2517","author":"melham","year":"2002","journal-title":"Formal Methods in Computer-aided Design 4th Int'l Conf"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/41625.41626"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347955.pdf?arnumber=1347955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:38:39Z","timestamp":1497598719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347955\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347955","relation":{},"subject":[]}}