{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:07:41Z","timestamp":1763467661249},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347957","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"422-429","source":"Crossref","is-referenced-by-count":44,"title":["Linear programming based techniques for synthesis of network-on-chip architectures"],"prefix":"10.1109","author":[{"given":"K.","family":"Srinivasan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.S.","family":"Chatha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Konjevod","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/1119772.1119818"},{"year":"0","key":"18"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1007\/BF02294089"},{"key":"16","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-97881-4","author":"gro?tschel","year":"1988","journal-title":"Geometric Algorithms and Combinatorial Optimization"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"14","article-title":"Energy-aware communication and task Scheduling For network-on-chip architectures under real-time constraints","author":"hu","year":"2004","journal-title":"DATE"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/DATE.2002.998256"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/CODESS.2003.1275281"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/TC.1987.1676939"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/2.976921"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/378239.379048"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1007\/978-1-4020-6488-3_12"},{"key":"7","article-title":"Orion: A power-performance simulator for interconnection network","author":"wang","year":"2002","journal-title":"International Symposium on Microarchitecture"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/DAC.2002.1012681"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1007\/s00453-001-0038-2"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/DATE.2004.1269067"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/TVLSI.2007.893660"},{"key":"8","article-title":"Trade offs in the design of a router with both guaranteed best-effort services for networks on chip","author":"rijpkema","year":"2004","journal-title":"DATE"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347957.pdf?arnumber=1347957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:38:35Z","timestamp":1497598715000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347957","relation":{},"subject":[]}}