{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:54Z","timestamp":1772724834426,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347965","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"480-487","source":"Crossref","is-referenced-by-count":33,"title":["Increasing processor performance through early register release"],"prefix":"10.1109","author":[{"given":"O.","family":"Ergin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Balkan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Ponomarev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Ghose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.552666"},{"key":"13","article-title":"Reducing datapath energy through the isolation of short-lived operands","author":"ponomarev","year":"2003","journal-title":"Proc of PACT-12"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291358"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"12","article-title":"Hardware schemes for early register release","author":"monreal","year":"2002","journal-title":"Proc of ICPP-02"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995719"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650557"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697025"},{"key":"5","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253201"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476839"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742783"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347965.pdf?arnumber=1347965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T23:10:48Z","timestamp":1489533048000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347965","relation":{},"subject":[]}}