{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:18:37Z","timestamp":1725387517320},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347966","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"490-495","source":"Crossref","is-referenced-by-count":1,"title":["Combined channel segmentation and buffer insertion for routability and performance improvement of field programmable analog arrays"],"prefix":"10.1109","author":[{"family":"Hu Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.B.","family":"Bernstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Peckerar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ji Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"193","article-title":"Segmented channel routing is nearly as efficient as channel routing (and just as hard)","author":"gamal","year":"1991","journal-title":"Proc Advanced Research VLSI"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.335018"},{"journal-title":"National Technology Roadmap for Semiconductors","year":"1997","key":"10"},{"key":"1","first-page":"129","article-title":"Architectural and physical design challenges for one-million gate FPGA's and beyond","author":"rose","year":"1997","journal-title":"ACM\/SIGDA Int Symp FPAAs"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266291"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777267"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.331404"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279403"},{"key":"9","first-page":"496","article-title":"Channel segmentation design for symmetrical FPGAs","author":"mak","year":"0","journal-title":"ICCD"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119959"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347966.pdf?arnumber=1347966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T23:40:56Z","timestamp":1489448456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347966","relation":{},"subject":[]}}