{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T13:09:02Z","timestamp":1762520942136,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347969","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:28:24Z","timestamp":1099931304000},"page":"505-508","source":"Crossref","is-referenced-by-count":39,"title":["Coping with the variability of combinational logic delays"],"prefix":"10.1109","author":[{"given":"J.","family":"Cortadella","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kondratyev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Lavagno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Sotiriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279300"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299296"},{"key":"11","first-page":"2","article-title":"Logic optimization by output phase assignment in dynamic logic synthesis","author":"pun","year":"1996","journal-title":"Proc International Conf Computer-Aided Design (ICCAD)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347969"},{"journal-title":"Physical Studio Datasheet Sequence Design Inc","article-title":"Datasheet","year":"2003","key":"3"},{"journal-title":"Celtic User Manual Cadence Design Systems Inc","article-title":"User guide","year":"2004","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.108622"},{"key":"10","article-title":"Domino logic synthesis and technology mapping","volume":"1","author":"prasad","year":"1997","journal-title":"Proc International Workshop on Logic Synthesis"},{"journal-title":"Asynchronous Sequential Switching Circuits","year":"1969","author":"linger","key":"7"},{"key":"6","article-title":"System timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-47823-4_3"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913295"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012660"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90035-B"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347969.pdf?arnumber=1347969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T03:40:57Z","timestamp":1489462857000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347969","relation":{},"subject":[]}}