{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,15]],"date-time":"2025-06-15T17:21:01Z","timestamp":1750008061285,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iccd.2004.1347971","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"518-523","source":"Crossref","is-referenced-by-count":1,"title":["Energy characterization of hardware-based data prefetching"],"prefix":"10.1109","author":[{"family":"Yao Guo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Chheda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Koren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.M.","family":"Krishna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.A.","family":"Moritz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","article-title":"Highly-associative caches for low-power processors","author":"zhang","year":"2000","journal-title":"Kool Chips Workshop MICRO-33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765944"},{"journal-title":"Tolerating Latency Through Software Controlled Data Prefetching","year":"1994","author":"mowry","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/201059.201065"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566422"},{"journal-title":"SPEC2000 Benchmarks","year":"0","key":"1"},{"key":"10","article-title":"A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor","volume":"9","author":"montanaro","year":"1997","journal-title":"Digital Technical Journal"},{"key":"7","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605427"},{"key":"5","first-page":"25","article-title":"Design of the HP PA 7200 CPU","volume":"47","author":"chan","year":"1996","journal-title":"Hewlett-Packard Journal"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237190"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476830"}],"event":{"name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","location":"San Jose, CA, USA"},"container-title":["IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9333\/29644\/01347971.pdf?arnumber=1347971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:38:40Z","timestamp":1497598720000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccd.2004.1347971","relation":{},"subject":[]}}