{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:42:23Z","timestamp":1729669343855,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380787","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:54:59Z","timestamp":1194990899000},"page":"10-16","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic Code Value Specialization Using the Trace Cache Fill Unit"],"prefix":"10.1109","author":[{"given":"Weifeng","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Checkoway","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad","family":"Calder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742779"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744347"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.931895"},{"key":"ref13","article-title":"Performance characterization of a hardware mechanism for dynamic optimization","author":"fahs","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183535"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281670"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310772"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.19"},{"key":"ref18","article-title":"Value profiling and optimization","volume":"1","author":"calder","year":"1999","journal-title":"Journal of Instruction Level Parallelism"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45099-3_18","article-title":"Code specialization based on value profiles","author":"muth","year":"2000","journal-title":"7th International Static Analysis Symposium"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765940"},{"key":"ref27","article-title":"Predictor-directed stream buffers","author":"sherwood","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859656"},{"key":"ref6","article-title":"Trace cache: a low latency approach to high bandwidth instruction fetching","author":"rotenberg","year":"1996","journal-title":"29th International Symposium on Microarchitecture"},{"article-title":"Dynamic flow instruction cache memory organized around trace segments independent of virtual address line","year":"1995","author":"peleg","key":"ref5"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/384286.264125","article-title":"Exploring instruction level parallelism in processors by caching scheduled groups","author":"nair","year":"1997","journal-title":"24th Annual International Symposium on Computer Architecture"},{"key":"ref7","article-title":"Critical issues regarding the trace cache fetch mechanism","author":"patel","year":"1997","journal-title":"University of Michigan Technical Report CSE-TR-335-97"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645819"},{"key":"ref9","article-title":"The microarchitecture of the pentium(r) 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291058"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379255"},{"key":"ref21","article-title":"DyC: an expressive annotation-directed dynamic compiler for C","author":"mock","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"ref24","article-title":"Runtime specialization with optimistic heap analysis","author":"shankar","year":"2005","journal-title":"Proceedings of the ACM Conference on Object-Oriented Programming Systems Languages and Applications"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.7"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"}],"event":{"name":"2006 International Conference on Computer Design","start":{"date-parts":[[2007,10,1]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380787.pdf?arnumber=4380787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T10:59:47Z","timestamp":1556967587000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380787\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380787","relation":{},"ISSN":["1063-6404"],"issn-type":[{"type":"print","value":"1063-6404"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}