{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:42:29Z","timestamp":1725543749786},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380788","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:54:59Z","timestamp":1194990899000},"page":"17-24","source":"Crossref","is-referenced-by-count":3,"title":["Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses"],"prefix":"10.1109","author":[{"given":"Jiangjiang","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnan","family":"Sundaresan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nihar R.","family":"Mahapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"592","article-title":"Energy-Efficient Compressed Address Transmission","author":"liu","year":"2005","journal-title":"Proceedings of the 18th International Conference on VLSI Design"},{"key":"ref11","article-title":"A Fast Dynamic Compress Scheme for Low-latency On-Chip Address Buses","author":"liu","year":"2006","journal-title":"Proceedings of the Fourth Annual Workshop on Memory Performance Issues"},{"key":"ref12","article-title":"Sim-alpha: A Validated, Execution-Driven Alpha 21264 Simulator","author":"desikan","year":"2001","journal-title":"The University of Texas at Austin"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.811115"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref15","article-title":"CACTI 3.0: An Integrated Cache Cycle Timing, Power, and Area Model","author":"shivakumar","year":"2001","journal-title":"COMPAQ Western Research Lab"},{"journal-title":"Down to the Wire Requirements for Nanometer Design Implementation","year":"2002","author":"lev","key":"ref4"},{"key":"ref3","article-title":"Interconnect and Noise Immunity Design for the Pentium 4 Processor","author":"kumar","year":"2001","journal-title":"Intel Technology Journal 1st Quarter 2001"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115966"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1990.151442"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386552"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839708"},{"journal-title":"Digital Integrated Circuits","year":"2003","author":"rabaey","key":"ref1"},{"key":"ref9","first-page":"458","article-title":"Dynamic Address Compression Schemes: A Performance, Energy, and Cost Study","author":"liu","year":"2004","journal-title":"Proceedings of International Conference on Computer Design"}],"event":{"name":"2006 24th International Conference on Computer Design","start":{"date-parts":[[2006,10,1]]},"location":"San Jose, CA","end":{"date-parts":[[2006,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380788.pdf?arnumber=4380788","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,21]],"date-time":"2018-06-21T22:38:47Z","timestamp":1529620727000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4380788\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380788","relation":{},"subject":[],"published":{"date-parts":[[2006,10]]}}}