{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:53:03Z","timestamp":1725511983650},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380803","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:54:59Z","timestamp":1194972899000},"page":"114-119","source":"Crossref","is-referenced-by-count":1,"title":["Reduce Register Files Leakage Through Discharging Cells"],"prefix":"10.1109","author":[{"given":"Lingling","family":"Jin","sequence":"first","affiliation":[]},{"given":"Wei","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Chuanjun","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Edition","year":"2003","key":"ref10"},{"journal-title":"MOSIS","year":"0","key":"ref11"},{"key":"ref12","article-title":"Dynamic Zero Compression for Cache Energy Reduction","author":"villa","year":"2000","journal-title":"Proceedings of 33rd International Symposium on Micro-Architecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.364.0713"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.3"},{"key":"ref3","first-page":"137","article-title":"Dynamic fine-grain leakage reduction using leakage-biased bitlines","author":"heo","year":"2003","journal-title":"30th Annual International Symposium on Computer Architecture"},{"key":"ref6","first-page":"545","article-title":"Early zero detection","author":"lutz","year":"1996","journal-title":"International onference on Computer Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.997856"},{"key":"ref8","article-title":"Cacti 3.0: An integrated cache timing, power and area model","author":"shivakumar","year":"2001","journal-title":"Wester Research Laboratory Research Report"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313908"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/350853.350856"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876058"}],"event":{"name":"2006 International Conference on Computer Design","start":{"date-parts":[[2007,10,1]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380803.pdf?arnumber=4380803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T18:07:59Z","timestamp":1489687679000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380803\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380803","relation":{},"ISSN":["1063-6404"],"issn-type":[{"type":"print","value":"1063-6404"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}