{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T21:42:08Z","timestamp":1769204528996,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380807","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:54:59Z","timestamp":1194972899000},"page":"142-147","source":"Crossref","is-referenced-by-count":22,"title":["A Performance and Power Analysis of WK-Recursive and Mesh Networks for Network-on-Chips"],"prefix":"10.1109","author":[{"given":"D.","family":"Rahmati","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. E.","family":"Kiasari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Hessabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Sarbazi-Azad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"111","article-title":"Physical synthesis of energy-efficient networks-on-chip through topology exploration and wire style optimizations","author":"hu","year":"2005","journal-title":"Proceedings of the International Conference on Computer Design (ICCD)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"ref6","first-page":"471","article-title":"An asynchronous viterbi-decoder for low-power applications","author":"naderi","year":"2003","journal-title":"Proc Power and Timing Modeling Optimization and Simulation (PATMOS)"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"663","DOI":"10.1109\/4.293111","article-title":"Power consumption estimation in CMOS VLSI chips","volume":"29","author":"liu","year":"1994","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"ref8","author":"ye","year":"2003","journal-title":"On-chip multiprocessor communication network design and analysis"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/0167-739X(88)90007-6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1994.1158"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/71.485506"}],"event":{"name":"2006 International Conference on Computer Design","location":"San Jose, CA, USA","start":{"date-parts":[[2007,10,1]]},"end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380807.pdf?arnumber=4380807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T20:35:47Z","timestamp":1497731747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380807","relation":{},"ISSN":["1063-6404"],"issn-type":[{"value":"1063-6404","type":"print"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}