{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T09:32:01Z","timestamp":1790847121883,"version":"4.1.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380810","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:54:59Z","timestamp":1194990899000},"page":"162-167","source":"Crossref","is-referenced-by-count":8,"title":["Design Methodology of Regular Logic Bricks for Robust Integrated Circuits"],"prefix":"10.1109","author":[{"given":"Kim Yaw","family":"Tong","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vyacheslav","family":"Rovner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lawrence T.","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Veerbhan","family":"Kheterpal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.310907"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223539"},{"key":"ref13","year":"0"},{"key":"ref14","author":"sutherland","year":"1999","journal-title":"Logical Effort"},{"key":"ref4","first-page":"723","article-title":"PLA-based regular structures and their synthesis","author":"mo","year":"2003","journal-title":"Trans CAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382674"},{"key":"ref6","first-page":"353","article-title":"Design methodology for IC manufacturability based on regular logic-bricks","author":"kheterpal","year":"2005","journal-title":"Proc of DAC"},{"key":"ref5","first-page":"423","article-title":"Designing a via-configurable regular fabric","author":"ran","year":"2004","journal-title":"proc of CICC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623787"},{"key":"ref7","first-page":"1118","article-title":"Heterogeneous programmable logic blocks","author":"koorapaty","year":"2003","journal-title":"Proc of DATE"},{"key":"ref2","article-title":"Process-Design Interaction: Modeling Based Design for Manufacturability","author":"strojwas","year":"2003","journal-title":"DAC Tutorial"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.659984"},{"key":"ref9","author":"de micheli","year":"1994"}],"event":{"name":"2006 International Conference on Computer Design","location":"San Jose, CA, USA","start":{"date-parts":[[2007,10,1]]},"end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380810.pdf?arnumber=4380810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:35:39Z","timestamp":1489700139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380810","relation":{},"ISSN":["1063-6404"],"issn-type":[{"value":"1063-6404","type":"print"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}