{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:08:00Z","timestamp":1767262080142},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380812","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:54:59Z","timestamp":1194990899000},"page":"174-179","source":"Crossref","is-referenced-by-count":16,"title":["Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles"],"prefix":"10.1109","author":[{"given":"Zhiyi","family":"Yu","sequence":"first","affiliation":[]},{"given":"Bevan","family":"Baas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234252"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902697"},{"key":"ref6","first-page":"338","article-title":"Parameter variations and impact on circuits and microarchitecture","author":"borkar","year":"2003","journal-title":"International Design Automation Conference (DAC)"},{"key":"ref11","first-page":"268","article-title":"Concurrent Flip-Flop and repeater insertion for high performance integrated circuits","author":"cocchini","year":"2002","journal-title":"IEEE International Conference on Computer Aided Design (ICCAD)"},{"key":"ref5","first-page":"428","article-title":"An asynchronous array of simple processors for DSP applications","author":"yu","year":"2006","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.30"},{"journal-title":"A dual-clock FIFO for the reliable transfer of high-throughput data between unrelated clock domains","year":"2004","author":"apperson","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234253"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"journal-title":"Digital Integrated Circuits-A Design Perspective","year":"1998","author":"rabaey","key":"ref9"}],"event":{"name":"2006 International Conference on Computer Design","start":{"date-parts":[[2007,10,1]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380812.pdf?arnumber=4380812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:35:53Z","timestamp":1489700153000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380812","relation":{},"ISSN":["1063-6404"],"issn-type":[{"type":"print","value":"1063-6404"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}