{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:56:00Z","timestamp":1742385360054,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380817","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:54:59Z","timestamp":1194972899000},"page":"197-202","source":"Crossref","is-referenced-by-count":1,"title":["Improving Scalability and Complexity of Dynamic Scheduler through Wakeup-based Scheduling"],"prefix":"10.1109","author":[{"given":"Kuo-Su","family":"Hsiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ho","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref31","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003589"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1109\/PACT.2002.1106013","article-title":"Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power","author":"dropsho","year":"2002","journal-title":"Proc 11th Parallel Architectures and Compilation Techniques"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003560"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077613"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/859622.859623"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347895"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/859644.859647"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10014"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991119"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377854"},{"key":"ref3","first-page":"14","article-title":"The optimal useful logic depth per pipeline stages is 6-8 FO4","author":"hrishikesh","year":"2002","journal-title":"Proc ISCA"},{"key":"ref6","first-page":"90","article-title":"Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources","author":"ponomarev","year":"2001","journal-title":"Proc MICRO"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39707-6_8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694788"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24596-4_5"},{"key":"ref2","article-title":"Alpha processors: A history of power issues and a look to the future","author":"wilcox","year":"1999","journal-title":"Cool Chips Tutorial 32nd Annu Int Symp Microarchitecture"},{"key":"ref9","first-page":"73","article-title":"A Circuit Level Implementation of an Adaptive Issue Queue for Poweraware microprocessors","author":"buyuktosunoglu","year":"2001","journal-title":"Proc GLVSLSI"},{"key":"ref1","article-title":"Quantifying the Complexity of Superscalar Processors","volume":"cs 1328","author":"palacharla","year":"1997","journal-title":"Tech Rep"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176236"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339689"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991121"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.814321"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062319"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335263"},{"key":"ref25","first-page":"196","article-title":"Energy-Efficient Hybrid Wakeup Logic","author":"huang","year":"2002","journal-title":"Proc ISLPED"}],"event":{"name":"2006 International Conference on Computer Design","start":{"date-parts":[[2007,10,1]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380817.pdf?arnumber=4380817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T20:35:47Z","timestamp":1497731747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380817","relation":{},"ISSN":["1063-6404"],"issn-type":[{"type":"print","value":"1063-6404"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}