{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:27:00Z","timestamp":1725654420859},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380818","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:54:59Z","timestamp":1194990899000},"page":"203-209","source":"Crossref","is-referenced-by-count":2,"title":["An Enhancement for a Scheduling Logic Pipelined over two Cycles"],"prefix":"10.1109","author":[{"given":"Ruben","family":"Gran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enric","family":"Morancho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Angel","family":"Olive","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose M.","family":"Llaberia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1145\/1062261.1062319","article-title":"An Efficient Wakeup Design for Energy Reduction in High-Performance Superscalar Processors","author":"hsiao","year":"2005","journal-title":"Conf on Computing Frontiers"},{"key":"ref11","first-page":"40","article-title":"An Approach for Implementing Efficient Superscalar CISC Processors","author":"hu","year":"2006","journal-title":"Proc Int Symp High Performance Comput Architecture"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253202"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/859622.859623"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"ref15","first-page":"418","author":"\u00f6nder","year":"2001","journal-title":"Proc European Conf Parallel Processing"},{"key":"ref16","article-title":"Quantifying the complexity of superscalar processors","author":"palacharla","year":"1996","journal-title":"University of Wisconsin-Madison Technical Report"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.16"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.15"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003560"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1145\/335231.335263","author":"canal","year":"2000","journal-title":"Int Conf on Supercomputing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.668985"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/859644.859647"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991119"},{"key":"ref1","first-page":"139","article-title":"A dynamically reconfigurable mixed in-order\/out-of-order issue queue for power-aware microprocessors","year":"2003","journal-title":"Proc IEEE Computer Society Annual Symposium on VLSI"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1109\/MICRO.2001.991121","article-title":"A high-speed dynamic instruction scheduling scheme for superscalar processors","author":"goshima","year":"2001","journal-title":"Int Symp on Microarchitecture"},{"key":"ref20","first-page":"204","article-title":"On pipelining dynamic instruction scheduling logic","author":"stark","year":"2000","journal-title":"Int Symp on Microarchitecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676375"}],"event":{"name":"2006 International Conference on Computer Design","start":{"date-parts":[[2007,10,1]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380818.pdf?arnumber=4380818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T18:15:25Z","timestamp":1684088125000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380818","relation":{},"ISSN":["1063-6404"],"issn-type":[{"type":"print","value":"1063-6404"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}