{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:49:23Z","timestamp":1756000163936,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380826","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:54:59Z","timestamp":1194990899000},"page":"259-266","source":"Crossref","is-referenced-by-count":28,"title":["Scalable Sequential Equivalence Checking across Arbitrary Design Transformations"],"prefix":"10.1109","author":[{"given":"Jason","family":"Baumgartner","sequence":"first","affiliation":[]},{"given":"Hari","family":"Mony","sequence":"additional","affiliation":[]},{"given":"Viresh","family":"Paruthi","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Kanzelman","sequence":"additional","affiliation":[]},{"given":"Geert","family":"Janssen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Transformation-based verification using generalized retiming","author":"kuehlmann","year":"2001","journal-title":"CAV"},{"key":"ref11","article-title":"AQUILA: An equivalence checking system for large sequential designs","volume":"49","author":"huang","year":"2000","journal-title":"IEEE Trans Computers"},{"key":"ref12","article-title":"SAT-based verification without state space traversal","author":"bjesse","year":"2000","journal-title":"FMCAD"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref14","article-title":"DAG-aware AIG rewriting: A fresh look at combinational logic synthesis","author":"mishchenko","year":"2006","journal-title":"DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/11560548_18"},{"key":"ref16","article-title":"Structural symmetry and model checking","author":"manku","year":"1998","journal-title":"CAV"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560220"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/10722167_5"},{"key":"ref19","article-title":"Property checking via structural analysis","author":"baumgartner","year":"2002","journal-title":"CAV"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.75"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655922"},{"key":"ref27","article-title":"Scalable automated verification via expert-system guided transformations","author":"mony","year":"2004","journal-title":"FMCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0053"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.908455"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.180261"},{"key":"ref8","article-title":"Exploiting suspected redundancy without proving it","author":"mony","year":"2005","journal-title":"DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(05)82545-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382543"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217548"},{"journal-title":"Combinational and Sequential Equivalence Checking in Logic and Verification","year":"2004","author":"kuehlmann","key":"ref1"},{"key":"ref20","article-title":"Efficient symbolic simulation via dynamic scheduling, don't caring, and case splitting","author":"paruthi","year":"2005","journal-title":"CHARME"},{"key":"ref22","article-title":"On verifying the correctness of retimed circuits","author":"huang","year":"1996","journal-title":"GLSVLSI"},{"key":"ref21","article-title":"REVERSE: Efficient sequential verification for retiming","author":"mneimneh","year":"2003","journal-title":"IWLS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337612"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2005.1568812"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224439"},{"key":"ref25","article-title":"Increasing the robustness of bounded model checking by computing lower bounds on the reachable states","author":"awedh","year":"2004","journal-title":"FMCAD"}],"event":{"name":"2006 International Conference on Computer Design","start":{"date-parts":[[2007,10,1]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380826.pdf?arnumber=4380826","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T18:35:30Z","timestamp":1489689330000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380826\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380826","relation":{},"ISSN":["1063-6404"],"issn-type":[{"type":"print","value":"1063-6404"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}