{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:23:46Z","timestamp":1763724226787,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380836","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:54:59Z","timestamp":1194990899000},"page":"326-331","source":"Crossref","is-referenced-by-count":4,"title":["An Efficient, Scalable Hardware Engine for Boolean SATisfiability"],"prefix":"10.1109","author":[{"given":"Mandar","family":"Waghmode","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanupriya","family":"Gulati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P","family":"Khatri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiping","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277098"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707896"},{"key":"ref12","first-page":"147","article-title":"Parallel and scalable architecture for solving Satisfi ability on reconfigurable FPGA","author":"pagarani","year":"2000","journal-title":"Proceedings IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"448","DOI":"10.1007\/3-540-63465-7_250","article-title":"Satisfiability on reconfigurable hardware","author":"abramovici","year":"1997","journal-title":"Proceedings International Workshop on Field Programmable Logic and Applications"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1109\/92.920826","article-title":"Solving satisfiability problems using reconfi gurable computing","volume":"9","author":"suyama","year":"2001","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref15","first-page":"684","article-title":"A massively-parallel easily-scalable satisfiability solver using reconfigurable hardware","author":"abramovici","year":"1999","journal-title":"Proceedings Design Automation Conference (DAC)"},{"key":"ref16","article-title":"A configware\/software approach to sat solving","author":"de souza","year":"2001","journal-title":"IEEE Symposium on FPGAs for Custom Computing Machines"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106685"},{"journal-title":"The DIMACS ftp site","year":"0","key":"ref18"},{"journal-title":"A Software Package for Partitioning Unstructured Graphs Partitioning Meshes and Computing Fill-Reducing Orderings of Sparse Matrices","year":"1998","author":"karypis","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569607"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"519","DOI":"10.1007\/978-3-540-27813-9_50","article-title":"CirCUs: A satisfiability solver geared towards bounded model checking","author":"jin","year":"2004","journal-title":"Computer Aided Verification"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998262"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1145\/500001.500059","article-title":"accelerating boolean satisfiability through application specific processing","author":"zhao","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.102"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1090\/dimacs\/035\/02","article-title":"Algorithms for the satisfiability (SAT) problem: A survey","volume":"35","author":"gu","year":"1997","journal-title":"DIMACS Series in Discrete Math and Theoretical Computer Science"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/800157.805047"},{"key":"ref9","first-page":"447","article-title":"Matching architecture to application via configurable processors: A case study with Boolean Satisfiability problem","author":"zhao","year":"2001","journal-title":"Proceedings International Conference on Computer Design (ICCD)"},{"journal-title":"The SAT'04 Competition","year":"0","key":"ref20"},{"journal-title":"The MiniSat Page","year":"0","key":"ref22"},{"article-title":"Spice: A computer program to simulate computer circuits","year":"1995","author":"nagel","key":"ref21"}],"event":{"name":"2006 International Conference on Computer Design","start":{"date-parts":[[2007,10,1]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380836.pdf?arnumber=4380836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T10:59:55Z","timestamp":1556967595000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380836\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380836","relation":{},"ISSN":["1063-6404"],"issn-type":[{"type":"print","value":"1063-6404"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}