{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T06:13:11Z","timestamp":1775283191619,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380846","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:54:59Z","timestamp":1194972899000},"page":"389-396","source":"Crossref","is-referenced-by-count":9,"title":["Reliability Support for On-Chip Memories Using Networks-on-Chip"],"prefix":"10.1109","author":[{"given":"Federico","family":"Angiolini","sequence":"first","affiliation":[]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[]},{"given":"Srinivasan","family":"Murali","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","article-title":"Systematic analysis of energy and delay impact of very deep submicron process variability effects in embedded sram modules","author":"wang","year":"2005","journal-title":"DATE"},{"key":"ref32","year":"2002","journal-title":"Target Jr"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250838"},{"key":"ref30","article-title":"Dynamic fault-tolerance management in failure-prone battery-powered systems","author":"stanley-marbell","year":"2003","journal-title":"Proc IWLS"},{"key":"ref35","article-title":"SRAM design on 65-nm CMOS Technology with dynamic sleep transistor for leakage reduction","author":"zorian","year":"1999","journal-title":"IEEE Trans on Computer"},{"key":"ref34","article-title":"A generalization of the single b-bit byte error correcting and double bit error detecting codes for high-speed memory systems","author":"xiao","year":"1996","journal-title":"IEEE Trans on Computer"},{"key":"ref10","article-title":"Performance driven reliable link design for networks on chips","year":"2005","journal-title":"Proc ASP-DAC"},{"key":"ref11","article-title":"DIVA: a reliable substrate for deep submicron microar-chitecture design","author":"austin","year":"1999","journal-title":"Proc MICRO-32"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120878"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.75143"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.536230"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2003.1222363"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/76.752092"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref19","year":"1999","journal-title":"The CoreConnect Bus Architecture Product Specification"},{"key":"ref28","article-title":"Exploiting microarchitectural redundancy for defect tolerance","author":"shivakumar","year":"2003","journal-title":"Proc ICCD"},{"key":"ref4","year":"1999","journal-title":"AMBA Specification"},{"key":"ref27","article-title":"Metric 3D surface reconstruction from uncali-brated image sequences","author":"pollefeys","year":"1998","journal-title":"Proc SMILE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244033"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998257"},{"key":"ref5","article-title":"Automatic application-specific instruction-set extensions under microarchitectural constraints","author":"atasu","year":"2003","journal-title":"Proc DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250145"},{"key":"ref9","article-title":"Micro-modem - reliability solution for NoC communications","year":"2004","journal-title":"Proc ICECS"},{"key":"ref1","article-title":"The effect of technology scaling on microarchitectural structures","author":"agarwal","year":"2002","journal-title":"Technical Report TR2000-02"},{"key":"ref20","author":"jerraya","year":"2005","journal-title":"Multiprocessor Systems-on-Chips"},{"key":"ref22","article-title":"Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC","author":"manolache","year":"2005","journal-title":"Proc DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822123"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929752"},{"key":"ref23","year":"2003","journal-title":"Open Core Protocol Standard"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2003.1194004"}],"event":{"name":"2006 International Conference on Computer Design","location":"San Jose, CA, USA","start":{"date-parts":[[2007,10,1]]},"end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380846.pdf?arnumber=4380846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T14:43:12Z","timestamp":1489675392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380846\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380846","relation":{},"ISSN":["1063-6404"],"issn-type":[{"value":"1063-6404","type":"print"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}