{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:32:14Z","timestamp":1742380334648},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,10]]},"DOI":"10.1109\/iccd.2006.4380861","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T16:54:59Z","timestamp":1194972899000},"page":"491-498","source":"Crossref","is-referenced-by-count":17,"title":["Patching Processor Design Errors"],"prefix":"10.1109","author":[{"given":"Satish","family":"Narayanasamy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce","family":"Carneal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad","family":"Calder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2005","key":"ref10"},{"journal-title":"Intel Virtualization Technology","year":"2005","key":"ref11"},{"key":"ref12","article-title":"The technology behind the crusoe processors","author":"klaiber","year":"2000","journal-title":"Transmeta Corporation"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DCFTS.1999.814287"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003568"},{"year":"2005","key":"ref4"},{"key":"ref3","article-title":"For Intel, it's a case of FPU all over again","author":"wolfe","year":"1997","journal-title":"EE Times"},{"key":"ref6","article-title":"Intel's hidden Xeon, Pentium 4 bugs","author":"magee","year":"2002","journal-title":"The Inquirer"},{"year":"2005","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.483.0425"},{"journal-title":"AMD opteron woes DailyTech","year":"0","key":"ref2"},{"article-title":"System-on-a-Chip Verification - Methodology and Techniques","year":"2001","author":"rashinkara","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859660"}],"event":{"name":"2006 International Conference on Computer Design","start":{"date-parts":[[2007,10,1]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,10,4]]}},"container-title":["2006 International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4380776\/4380777\/04380861.pdf?arnumber=4380861","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:13:04Z","timestamp":1489677184000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4380861\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccd.2006.4380861","relation":{},"ISSN":["1063-6404"],"issn-type":[{"type":"print","value":"1063-6404"}],"subject":[],"published":{"date-parts":[[2006,10]]}}}