{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:24:10Z","timestamp":1772555050058,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/iccd.2007.4601881","type":"proceedings-article","created":{"date-parts":[[2008,8,21]],"date-time":"2008-08-21T15:14:39Z","timestamp":1219331679000},"page":"63-70","source":"Crossref","is-referenced-by-count":152,"title":["A 4.6Tbits\/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Amit","family":"Kumary","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Partha","family":"Kunduz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arvind P.","family":"Singhx","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Shiuan","family":"Pehy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niraj K.","family":"Jhay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.2"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/TVLSI.2005.863753","article-title":"Low power network-on-chip for high performance SoC design","volume":"14","author":"lee","year":"2006","journal-title":"IEEE Trans VLSI Systems"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1145\/605397.605421","article-title":"A comparative study of arbitration algorithms for the Alpha 21364 pipelined router","author":"mukherjee","year":"2002","journal-title":"Proc Int Conf Architectural Support for Programming Languages and Operating Systems"},{"key":"ref14","first-page":"164","article-title":"The design and implementation of a low-latency on-chip network","author":"mullins","year":"2006","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.30"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.144624"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127957"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469383"},{"key":"ref4","article-title":"Performance, power and the platform","author":"borkar","year":"2005","journal-title":"Technology Intel Magazine"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref6","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.23"},{"key":"ref7","first-page":"141","article-title":"Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip","author":"galles","year":"1996","journal-title":"Proc Hot Interconnects"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419253"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250690"},{"key":"ref20","article-title":"An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS","author":"vangal","year":"2007","journal-title":"Proc Int Solid-State Circuits Conf"}],"event":{"name":"2007 25th International Conference on Computer Design ICCD 2007","location":"Lake Tahoe, CA, USA","start":{"date-parts":[[2007,10,7]]},"end":{"date-parts":[[2007,10,10]]}},"container-title":["2007 25th International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4591423\/4601871\/04601881.pdf?arnumber=4601881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T11:08:15Z","timestamp":1497784095000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4601881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iccd.2007.4601881","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}