{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:52:39Z","timestamp":1775681559719,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/iccd.2007.4601894","type":"proceedings-article","created":{"date-parts":[[2008,8,21]],"date-time":"2008-08-21T11:14:39Z","timestamp":1219317279000},"page":"152-157","source":"Crossref","is-referenced-by-count":0,"title":["FPGA routing architecture analysis under variations"],"prefix":"10.1109","author":[{"given":"Suresh","family":"Srinivasan","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Pennsylvania State University, 16802, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prasanth","family":"Mangalagiri","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Pennsylvania State University, 16802, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Pennsylvania State University, 16802, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Vijaykrishnan","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Pennsylvania State University, 16802, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"An adaptive FPGA architecture with process variation compensation and reduced leakage","author":"nabaa","year":"2006","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216930"},{"key":"ref12","article-title":"Variation aware placement for FPGAs","author":"suresh","year":"2006","journal-title":"The IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216931"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Poceedings of the 7th International Workshop on Field-Programmable Logic and Applications"},{"key":"ref15","article-title":"Predictive Technology Model(PTM)","year":"2006"},{"key":"ref16","year":"0"},{"key":"ref4","article-title":"STAC: statistical timing analysis with correlation","author":"jiayong","year":"2004","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"ref3","article-title":"CAD Tools for Variation Tolerance","author":"blaauw","year":"2005","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065780"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.180"},{"key":"ref8","article-title":"Design for variability in DSM technologies","author":"nassif","year":"2000","journal-title":"International Symposium on Quality Electronic Design (ISQED)"},{"key":"ref7","article-title":"Mitigating the Impact of Process Variations on Processor Register Files and Execution Units","author":"liang","year":"2006","journal-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref1","article-title":"FPGA device and architecture evaluation considering process variation","author":"yan","year":"2005","journal-title":"Proceedings of International Conference on Computer Aided Design"},{"key":"ref9","article-title":"Design of reliable and self-repairing SRAM in nano-scale technologies using leakage and delay monitoring","author":"mukhopadhyay","year":"2005","journal-title":"Proceedings of International Test Conference (ITC)"}],"event":{"name":"2007 25th International Conference on Computer Design ICCD 2007","location":"Lake Tahoe, CA, USA","start":{"date-parts":[[2007,10,7]]},"end":{"date-parts":[[2007,10,10]]}},"container-title":["2007 25th International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4591423\/4601871\/04601894.pdf?arnumber=4601894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:02:32Z","timestamp":1775678552000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4601894\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccd.2007.4601894","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}