{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:59:26Z","timestamp":1754153966320,"version":"3.41.2"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/iccd.2007.4601900","type":"proceedings-article","created":{"date-parts":[[2008,8,21]],"date-time":"2008-08-21T11:14:39Z","timestamp":1219317279000},"page":"194-201","source":"Crossref","is-referenced-by-count":0,"title":["Implementing a 2-Gbs 1024-bit \u00bd-rate low-density parity-check code decoder in three-dimensional integrated circuits"],"prefix":"10.1109","author":[{"given":"Lili","family":"Zhou","sequence":"first","affiliation":[{"name":"University of Washington, USA"}]},{"given":"Cherry","family":"Wakayama","sequence":"additional","affiliation":[{"name":"University of Washington, USA"}]},{"given":"Robin","family":"Panda","sequence":"additional","affiliation":[{"name":"University of Washington, USA"}]},{"given":"Nuttorn","family":"Jangkrajarng","sequence":"additional","affiliation":[{"name":"University of Washington, USA"}]},{"given":"Bo","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Washington, USA"}]},{"given":"C.-J. Richard","family":"Shi","sequence":"additional","affiliation":[{"name":"University of Washington, USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056404"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2000.853686"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888266"},{"journal-title":"Software for low density parity check (LDPC) codes","year":"0","author":"neal","key":"ref14"},{"journal-title":"Cadence Design Systems","article-title":"Power Analyzer, Version 5.4.122","year":"2003","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2006.876182"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2006.879590"},{"year":"0","key":"ref6"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2000.892749"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.987093"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961141"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.877252"}],"event":{"name":"2007 25th International Conference on Computer Design ICCD 2007","start":{"date-parts":[[2007,10,7]]},"location":"Lake Tahoe, CA, USA","end":{"date-parts":[[2007,10,10]]}},"container-title":["2007 25th International Conference on Computer Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4591423\/4601871\/04601900.pdf?arnumber=4601900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T18:35:40Z","timestamp":1753295740000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4601900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccd.2007.4601900","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}